FinFETs has more
parasitic capacitance than planar structures. The overlap between the front and
back gate increases the capacitance of the device. The variation in the Fin
height, i.e. the increase in fin height and decrease in fin pitch reduces the
capacitance of the device 10.